2 Verilog Language | HDLbits Verilog Notebook

Skip to main content

HDLbits Verilog Notebook

HDLbits Verilog Notebook
1 Getting Started
2 Verilog Language
2.1 Basics 基础
2.2 Vectors 向量
2.3 Modules Hierarchy 模块层次结构
2.4 Procedures 程序
2.5 More Verilog Features 更多 Verilog 特性
About

Built with Jekyll and just-the-docs.

Home
Blog
GitHub

2 Verilog Language

© 2024 LzzsSite

Edit this page on GitHub.